(1)请问28027的复位引脚XRS内部是什么结构?
(2)数据手册上讲“由于该芯片内部有集成的上电复位和掉电复位,所以设计时片外可以不接任何电路”,是不是这样?我不接行吗?
(3)为什么C2000_LaunchPad这张原理图上28027的XRS引脚接了一个2.2k的电阻到+3.3v?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
(1)请问28027的复位引脚XRS内部是什么结构?
(2)数据手册上讲“由于该芯片内部有集成的上电复位和掉电复位,所以设计时片外可以不接任何电路”,是不是这样?我不接行吗?
(3)为什么C2000_LaunchPad这张原理图上28027的XRS引脚接了一个2.2k的电阻到+3.3v?
(1)内部WDT在复位时是会让这个脚变低,但是外接了上拉电阻后这个脚同样会变低啊
(2)你说如果不拉高,外部干扰会让其触发复位,但是该引脚在片内是有一个弱上拉的,为什么还需要再外接上拉电阻?
Device Reset (in) and Watchdog Reset (out). Piccolo devices have a built-in poweron-reset (POR) and brown-out-reset (BOR) circuitry. As such, no external circuitry is
needed to generate a reset pulse. During a power-on or brown-out condition, this pin
is driven low by the device. See Section 6.3, Electrical Characteristics, for thresholds
of the POR/BOR block. This pin is also driven low by the MCU when a watchdog reset
occurs. During watchdog reset, the XRS pin is driven low for the watchdog reset
duration of 512 OSCCLK cycles. If need be, an external circuitry may also drive this
pin to assert a device reset. In this case, it is recommended that this pin be driven by
an open-drain device. An R-C circuit must be connected to this pin for noise immunity
reasons. Regardless of the source, a device reset causes the device to terminate
execution. The program counter points to the address contained at the location
0x3FFFC0. When reset is deactivated, execution begins at the location designated by
the program counter. The output buffer of this pin is an open-drain with an internal
pullup. (I/OD)
Piccolo devices have a built-in power-on-reset (POR) and brown-out-reset (BOR) circuitry. As such, no external circuitry is needed to generate a reset pulse.During a power-on or brown-out condition, this pin is driven low by the device.意思是它无需外接复位电路,因为片内集成了上电复位和欠压复位,对不对?