This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MT53D512M32D2DS-046-AAT-D LPDDR4 Layout相关问题

Other Parts Discussed in Thread: AM62P

目前关于AM62P54&LPDDR4,有几个问题想麻烦您帮助沟通相关可以FAE的人员解决:

1、  AM62P&LPDDR4布局布线指南提到PCB板叠层建议在10层或12层,我们现在叠层为8层,是否对LPDDR4自身启动与其信号有所影响?或者是否有特别注意的地方?

2、  LPDDR4 建议信号保持3W5W及以上间距,布线空间问题只满足了2W以上,是否对LPDDR4自身启动与其信号有所影响?

具体设计详情见发给James的AD20 附件,谢谢~