This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
A total of 256M bytes of any of these memories can be accessed at any given time via four chip
selects with 64M byte access per chip select.
关于EMIF16的信息请参看文档:KeyStone Architecture External Memory Interface (EMIF16) User Guide
下载链接:www.ti.com/.../sprugz3a.pdf
The DDR3 interface can operate at 800 Mega Transfers per Second (MTS), 1033 MTS, 1333 MTS, and 1600 MTS.
具体参看文档:DDR3 Design Requirements for KeyStone Devices